




# Sierra Components, Inc.

2222 Park Place Building 3 Suite E • Minden, Nevada 89423

Phone: 775.783.4940 Fax: 775.783.4947



The information given is believed to be correct at the time of issue.

Please verify your requirements prior to commencement of any assembly process, as no liability for omission or error can be accepted.

Chip back potential is the level at which bulk silicon is maintained either by bond pad connection or in some cases the potential to which the chip back must be connected if stated above.

Pad positions shall obey the following rules:

1. Pad functions shall not change sequence and shall agree with the above definitions.
2. No pad function shall move by more than 1mm from the position shown.
3. No pad function shall move from a corner, and another move into that corner, even if the above constraints are met.

**Note: 1 mil = 0.001inch**

|  |  |   |
|--|--|---|
| <p><u>APPROVED</u></p> <p>D Markham</p> <p>.....</p> <p>DATE: 16/11/01</p> | <p><b>CD4098B</b></p> <p><b>TI</b></p> | <p><u>DIE INFORMATION</u></p> <p>DIMENSIONS (Mils): 71 x 88 x 25</p> <p>BOND PADS (Mils): 4 x 4 min</p> <p>MASK REF:</p> <p>GEOMETRY:</p> <p>BACK POTENTIAL: V<sub>DD</sub></p> |
| <p><b>DG 10.1.2</b></p> <p><b>Rev B, 7/19/02</b></p>                       |  | <p><u>METALLISATION</u></p> <p>TOP: Al</p> <p>BACK: Si</p>  |